

# COMPUTERS AND NETWORKS

Joaquín Entrialgo Castaño  
Juan Carlos Granda Candás  
Jose María López López  
Julio Molleda Meré  
José Ramón Arias García  
Rubén Usamentiaga Fernández  
Manuel García Vázquez  
José Luis Díaz de Arriba



Universidad de Oviedo  
*Universidá d'Uviéu*  
*University of Oviedo*

# Contents

<b>I</b>	<b>Fundamentals</b>	<b>3</b>
<b>1</b>	<b>Digital information</b>	<b>5</b>
1.1	Concept of computer and digital information . . . . .	5
1.2	Binary codes . . . . .	7
1.3	Logic data . . . . .	8
1.4	Positional system . . . . .	10
1.5	Unsigned numbers . . . . .	12
1.5.1	Range . . . . .	13
1.5.2	Arithmetic operations . . . . .	14
1.5.3	Overflow . . . . .	16
1.6	Signed numbers . . . . .	16
1.6.1	Sign and magnitude . . . . .	17
1.6.2	Excess-K . . . . .	18
1.6.3	Two's complement . . . . .	18
1.7	Real numbers . . . . .	24
1.7.1	IEEE-754 format . . . . .	25
1.8	Characters . . . . .	28
1.8.1	ASCII . . . . .	29
1.8.2	ISO 8859 . . . . .	29
1.8.3	Unicode . . . . .	30
<b>2</b>	<b>Digital systems</b>	<b>33</b>
2.1	Basic Concepts . . . . .	33
2.2	Combinational circuits . . . . .	34
2.2.1	Description of digital circuits . . . . .	34
2.2.2	Logic gates . . . . .	36
2.2.3	1-bit adder . . . . .	37
2.2.4	Multiplexer . . . . .	38

2.2.5	n-bit adder . . . . .	39
2.2.6	Overflow detector . . . . .	40
2.2.7	Arithmetic Logic Unit (ALU) . . . . .	41
2.3	Sequential digital circuits . . . . .	43
2.3.1	Description of sequential digital circuits . . . . .	43
2.3.2	Flip-flops . . . . .	44
2.3.3	Registers . . . . .	45

**II Computers 51**

**3 Architecture of the computer 53**

3.1	Specific and generic machines . . . . .	53
3.1.1	Von Neumann architecture . . . . .	55
3.1.2	System bus . . . . .	55
3.2	Design of the computer . . . . .	56
3.3	Theoretical Computer (CT) . . . . .	57

**4 Language of the computer 59**

4.1	Instructions . . . . .	59
4.2	Operands . . . . .	60
4.2.1	Register operands . . . . .	61
4.2.2	Memory operands . . . . .	61
4.2.3	Immediate operands . . . . .	61
4.2.4	Addressing modes . . . . .	62
4.3	Assignment sentences . . . . .	62
4.3.1	Assignment of register-stored variables . . . . .	62
4.3.2	Assignment of immediate values to variables . . . . .	63
4.3.3	Assignment of memory-stored variables . . . . .	64
4.4	Arithmetic and logic sentences . . . . .	66
4.5	Conditional sentences . . . . .	68
4.6	Loops . . . . .	74
4.6.1	For loop . . . . .	74
4.6.2	While loop . . . . .	75
4.6.3	Do-while loop . . . . .	75
4.6.4	Example of a loop through an array . . . . .	76
4.7	Procedures . . . . .	77
4.7.1	The stack . . . . .	78
4.7.2	Parameter passing via registers . . . . .	79
4.7.3	Parameter passing via the stack . . . . .	81
4.7.4	Local variables . . . . .	85
4.7.5	Full example . . . . .	87

<b>5</b>	<b>The processor</b>	<b>93</b>
5.1	Processor and program . . . . .	93
5.2	Conventional machine level . . . . .	95
5.2.1	Basic parameters of the processor . . . . .	95
5.2.2	CT architecture . . . . .	96
5.2.3	Instruction set . . . . .	101
5.2.4	Instruction execution . . . . .	107
5.3	Microarchitecture level . . . . .	109
5.3.1	Execution steps . . . . .	110
5.3.2	Examples of instruction execution . . . . .	111
5.4	The control unit . . . . .	116
5.4.1	Hardwired control unit . . . . .	117
5.4.2	Microprogrammed control unit . . . . .	118
5.4.3	Comparison of control units . . . . .	120
<b>6</b>	<b>The memory system</b>	<b>123</b>
6.1	Address space . . . . .	123
6.2	Memory devices . . . . .	124
6.3	Types of memory . . . . .	127
6.4	Memory map . . . . .	127
6.5	Creating the memory map . . . . .	129
6.5.1	Simple case . . . . .	129
6.5.2	Complex case . . . . .	132
<b>7</b>	<b>Input/Output</b>	<b>135</b>
7.1	Connecting peripherals to the computer . . . . .	135
7.2	Peripheral device interfaces . . . . .	136
7.2.1	Interface mapping . . . . .	137
7.2.2	Video interface in the CT . . . . .	139
7.2.3	Keyboard interface in the CT . . . . .	143
7.3	Synchronization through periodic polling . . . . .	150
7.4	Synchronization with interrupts . . . . .	151
7.4.1	Identification and priorities . . . . .	152
7.4.2	Interrupt processing . . . . .	152
7.4.3	Interrupts in the CT . . . . .	154
7.4.4	Interrupt routines in the CT . . . . .	158
<b>III</b>	<b>Networks</b>	<b>163</b>
<b>8</b>	<b>Networks and protocols</b>	<b>165</b>
8.1	Computer network concept . . . . .	165

8.1.1	Components and basic functions of a computer network . . . . .	165
8.1.2	Types of computer networks . . . . .	167
8.2	Protocol architectures . . . . .	168
8.2.1	TCP/IP protocol architecture . . . . .	171
<b>9</b>	<b>Local area networks</b>	<b>173</b>
9.1	Physical layer . . . . .	173
9.1.1	Electromagnetic waves . . . . .	173
9.1.2	Transmission media . . . . .	175
9.1.3	Modulation and demodulation . . . . .	179
9.2	Data link layer . . . . .	182
9.2.1	Physical link sharing . . . . .	183
9.2.2	Error detection . . . . .	185
9.2.3	The Ethernet frame . . . . .	186
9.3	Connecting devices to a local area network . . . . .	187
<b>10</b>	<b>Internet</b>	<b>191</b>
10.1	Network layer . . . . .	191
10.1.1	Services of the network layer . . . . .	192
10.1.2	The internet network layer . . . . .	194
10.1.3	IP addresses . . . . .	197
10.1.4	Subnets . . . . .	200
10.1.5	Routing . . . . .	201
10.1.6	IP address resolution: ARP . . . . .	202
10.1.7	Dynamic address assignment: DHCP . . . . .	203
10.2	Transport layer . . . . .	204
10.2.1	Transport layer in the internet . . . . .	204
10.2.2	Protocol ports . . . . .	205
10.2.3	UDP protocol . . . . .	205
10.2.4	TCP protocol . . . . .	207
10.3	Application layer . . . . .	212
10.3.1	DNS protocol . . . . .	213
10.3.2	HTTP protocol . . . . .	214
10.3.3	POP3 protocol . . . . .	214
10.3.4	SMTP protocol . . . . .	215
	<b>Annexes</b>	<b>219</b>
	<b>A Instruction encoding in CT</b>	<b>219</b>
	<b>Bibliography</b>	<b>225</b>